W'13 : 6 FN : EC 406 (1481)

ELECTRONIC CIRCUITS

Time : Three hours

Maximum Marks : 100

Answer FIVE questions, taking ANY TWO from Group A, ANY TWO from Group B and ALL from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Draw the self-bias circuit for an N-P-N transistor and estimate the Thevenin voltage, Thevenin resistance and input resistance overlooking the base node.

(b) For the self-bias circuit above, find $I_C, V_{CE}$ at Q-point provided that $\beta = 100$, load resistor = 2 k$\Omega$, emitter resistor = 470 $\Omega$, $R_1 = 27$ k$\Omega$ and $R_2 = 4.7$ k$\Omega$, where $V_{BE} = 0.7$ V and $V_{CC} = 10$ V.

2. (a) Design a single op-amp based logarithmic amplifier and exponential amplifier and give the input-output relation of each.
(b) Define (i) virtual ground, (ii) CMRR, (iii) PSRR, (iv) slew rate, and (v) unity gain bandwidth for an op-amp.

3. (a) Design a class-B push-pull amplifier using BJT and calculate the maximum efficiency $\eta$.
(b) Design a cascade current mirror using MOSFET and estimate the output impedance.

4. (a) Design an RC phase-shift oscillator for $f = 1$ kHz and calculate the values of the 3 R's in the phase shift loop, if $C = 0.1 \mu F$.
(b) Identify the feedback type in the circuit as shown in Fig. 1 and calculate the gain with feedback $A_f$.

![Diagram](image_url)

Fig. 1

Group B

5. (a) Design a full adder and give the Boolean expression of sum and carry-out.
(b) Assuming 0 on the leftmost place, indicate positive and 9 on the leftmost place, indicate negative numbers using 10's complement addition for subtraction perform $A-B$, where (i) $A = 045$, $B = 027$; and (ii) $A = 027$, $B = 045$.

6. (a) Using Karnaugh map, do the minimization of the following functions:
(i) $\sum m (0,4,8,10,11,12,13,15)$
(ii) $\prod M (0,1,4,8,9,12,15)$
(b) Realize the Boolean expression
$$f = \bar{x}_1 + (\bar{x}_2 + \bar{x}_3). \bar{x}_4$$

7. (a) Design a 3-bit asynchronous up counter using 3XJK flip-flop and show the state.
(b) Design an R-2R type DA converter and explain its operation.

8. Write short notes on the following:
(a) Synchronous counter
(b) Shift registers

Group C

9. Answer the following in brief:
(i) Give the BCD equivalent of 58.
(ii) Give the octal equivalent of 75 in decimal.
(iii) Voltage-shunt negative feedback loop is needed in phase shift oscillator. (True/False)
(iv) If $I_c = 200 \text{ mA}$ and $I_b = 1 \text{ mA}$, what is the value of $\beta$?
(v) In saturation region, BE junction is ______ biased and BC junction is ______ biased.
(vi) In a single op-amp non-inverting amplifier, if $R_i = 10 \text{ k}\Omega$ and $R_s = 1 \text{ k}\Omega$, what is the output, if input = 1 mV?
(vii) If the open loop gain $= A$ and feedback factor $\beta$, then $D$ is given by ______.

(viii) In cascade current mirrors, the dynamic range is reduced by ______.

(ix) A/D flip flop can be realized by connecting an ______ after input J and feeding the output to input ______.

(x) A transconductance amplifier will have a voltage signal at input and a ______ at its output.
S’13 : 6 FN : EC 406 (1481)

ELECTRONIC CIRCUITS

Time : Three hours

Maximum Marks : 100

Answer FIVE questions, taking ANY TWO from Group A, ANY TWO from Group B and ALL from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Discuss the need for biasing a transistor. What do you mean by operating point? 2 + 2

(b) Draw the collector to base feedback method for biasing a transistor and derive an expression for stability factor. 2 + 6

(c) For a self-biased NPN silicon transistor, \( \beta = 60 \), \( R_1 = 80 \, \text{K} \), \( R_2 = 10 \, \text{K} \), \( R_c = 5.7 \, \text{K} \), \( R_e = 1.1 \, \text{K} \). If the supply voltage is 15 V, find the Q-point. 8

2. (a) Draw the h-parameter equivalent circuit of a transistor operating in CE mode. From the circuit, find an expression for input resistance and output resistance in terms of h-parameter. Also, write some of the limitations of h-parameter analysis. 2 + 6 + 2

For Coaching and Study Materials, Contact JYOTHS ACADEMY, Kottayam. Mob 9495951100. www.amieindia.in
(b) Explain the operation of a class B push pull amplifier with a neat schematic. Prove that the efficiency is 78.5% for the amplifier.

3. (a) Draw the gain frequency response of an op amp, and explain with necessary derivation that gain falls at the rate of 20 dB/decade after cut-off.

(b) Using an op amp, draw the circuit diagram of non-inverting differentiator and derive an expression for the output in terms of the input.

(c) Show that the voltage gain of a CS amplifier is given by

\[ A_v = -\mu R_D/(\ell_R + R_D) \]

(d) A multistage amplifier comprises N identical stages and has a cut-off frequency \( w_0 \). Show that the upper band limit \( w_2 \) of each stage is given by

\[ w_2 = w_0 / \sqrt{2^{1/N} - 1} \]

4. (a) With a neat schematic, explain the operation of a bridge rectifier. Calculate its efficiency.

(b) What is negative feedback to an amplifier? Show that negative feedback increases the stability and input impedance of an amplifier.

(c) Write the conditions for oscillation in an oscillator circuit. Draw the circuit diagram of a Wein bridge oscillator and derive an expression for the frequency of oscillation.

Group B

5. Transfer the following:

(i) \( (123456)_8 = (?)_{16} \)

(ii) \( (1101001101.1011)_2 = (?)_8 \)

(iii) \( (A75B)_8 = (?)_{16} \)

(b) Simplify the following Boolean expression:

(i) \( (P + \overline{Q})(P\overline{Q} + P.R)(\overline{P} R + \overline{Q}) \)

(ii) \( (A + B + C + D)(A + B + C + E)(A + B + C + F) \)

(c) Prove that a NAND gate is an universal logic gate.

6. (a) Draw and explain the operation of totem pole configuration of two-input TTL NAND gate.

(b) Implement a half adder using only NAND gates.

(c) Explain the operation of a CMOS inverter with a neat circuit.

7. (a) Minimize the following switching function on a Karnaugh map:

\[ Y = \sum m(3, 7, 11, 12, 13, 14, 15) + \sum d(0,4) \]

(b) How can an S-R flip-flop be modified into a J-K flip-flop? Explain the problem of ‘Race’ in a J-K flip-flop and how can it be overcome?

(c) Explain, with a neat schematic, the operation of a ripple counter using three flip-flops. Write its truth table and draw its timing diagram.

8. (a) Explain the operation of a weighted resistor-type D/A converter with suitable circuit diagram. Mention its drawback.

(b) Write a note on design of an astable multivibrator using a 555 timer.
Design a BCD to gray code converter and draw its logic diagram.

Group C

9. Choose the correct answer for the following:

(i) The minimum number of 2 to 1 MUX required to realize a 4 to 1 MUX is
   (a) 1
   (b) 2
   (c) 3
   (d) 4

(ii) The minimum number of comparators required to build an 8-bit flash ADC is
   (a) 8
   (b) 63
   (c) 255
   (d) 256

(iii) Which one of the following is not a valid octal number?
   (a) 777
   (b) 875
   (c) 222
   (d) 111

(iv) An example of a self-complementing code is
   (a) 8421 code
   (b) Gray code
   (c) 7421 code
   (d) Excess-3 code

(v) In order to design a Mod 12 counter, the number of flip-flops required is
   (a) 3
   (b) 4
   (c) 5
   (d) 6

(vi) The ripple factor of a half wave rectifier circuit is
   (a) 0.48
   (b) 1.21
   (c) 0.806
   (d) 0.406

(vii) The drain current of a MOSFET in saturation is given by $I_d = k(V_{GS} - V_T)^2$, where $k$ is a constant. The magnitude of the transconductance, $g_m$, is
   (a) $\frac{k(V_{GS} - V_T)^2}{V_{DS}}$
   (b) $2 k(V_{GS} - V_T)$
\[ \frac{I_d}{V_{GS} - V_{DS}} \]

\[ \frac{k(V_{GS} - V_T)^2}{V_{GS}} \]

(viii) In a full-wave rectifier using two ideal diodes, \( V_{dc} \) and \( V_m \) are the d.c. and peak values of the voltage, respectively. If PIV is the peak inverse voltage, then appropriate relationship for this rectifier is

(a) \( V_{dc} = \frac{V_m}{\pi} ; \text{PIV} = 2V_m \)

(b) \( V_{dc} = 2V_m/\pi ; \text{PIV} = 2V_m \)

(c) \( V_{dc} = \frac{V_{dc}}{\pi} ; \text{PIV} = V_m \)

(d) \( V_{dc} = \frac{V_m}{\pi} ; \text{PIV} = V_m \)

(ix) The current gain of a BJT is

(a) \( g_m \cdot r_o \)

(b) \( g_m / r_o \)

(c) \( g_m \cdot r_o \)

(d) \( g_m / r_e \)

(x) One of the following is not the characteristic of an ideal op amp:

(a) Infinite voltage gain

(b) Infinite slew rate

(c) Zero input and output resistance

(d) Zero offset voltage
W'12: 6 FN: EC 406 (1481)

ELECTRONIC CIRCUITS

Time: Three hours

Maximum Marks: 100

Answer FIVE questions, taking ANY TWO from Group A, ANY TWO from Group B and ALL from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks

Group A

1. (a) With a neat circuit, explain the operation of a self-bias circuit for an N-P-N transistor. Also, derive the way instability is reduced by such a bias. 6 + 6

(b) Draw the h-parameter equivalent circuit of a bipolar junction transistor operating in the CE mode. Find an expression for its current gain and output resistance. 2 + 6

2. (a) With a neat circuit diagram, explain the operation of a two identical gain stage R-C coupled amplifier. Draw its gain-frequency response. Explain, using high frequency model analysis, why gain is constant over mid-frequency range and falls at low frequency region of operation. Derive an expression for overall bandwidth. 4 + 2 + 6

(Turn Over)
(b) Mention the effect of negative feedback in amplifier circuit. Also, prove that negative feedback increases the input impedance and bandwidth of an amplifier.

(b)\[ Y = AB + A + AB \]

3. (a) With a neat circuit, explain the operation of a Colpitt oscillator. Find an expression for its frequency of oscillation and condition for sustained oscillation. Also, write the drawback of this circuit and explain how it can be overcome in Hartley oscillator.

(b) Explain working of a bridge rectifier. Calculate the efficiency and ripple factor of a bridge rectifier circuit.

4. (a) Draw the functional block diagram of an op amp and mention the function of each block.

(b) Draw the gain frequency response of an op amp operating in open-loop mode. How negative feedback improves this gain frequency response of the op amp?

(c) Design a circuit using op amp non-inverting integrator, which can add three voltages of 3V, 4V and 5V and the result at its output is integration of the sum.

(d) Design a circuit using op amp, which can solve the following second order differential equation:

\[ 4x - 3x + 5x = 4 \]

5. (a) What is BCD code? Write its advantages and disadvantages over straight binary code. Design a BCD encoder-decoder system.

(b) State and prove de-Morgan’s theorem and using theorem, simplify the following expression:

\[ 4 + 2 \]

Group B

6. (a) Design a grey to binary code converter by using minimum number of gates.

(b) Prove that NAND and NOR gates are universal logic gates. Design a NOR gate using emitter coupled logic.

6. (a) Simplify the following function using K-map and draw the logic gate realization of the corresponding circuit:

\[ f = \sum m(1, 5, 6, 7, 11, 12, 13, 15) \]

(b) Derive truth table of a full subtractor and obtain the expression for difference and borrow.

7. (a) Describe a D-flip-flop with master-slave stages. How does it differ from a T-flip-flop? Mention their specific application. Also, explain, with a necessary circuit, that how T-type flip-flop can be realized from an S-R flip-flop.

(b) Design an asynchronous counter using J-K flip-flop to count in the random sequence 0, 1, 3, 2, 5, 6, 0, 1, 3, ... . Compare its merits with that of synchronous counter.

(c) Differentiate between a latch and a flip-flop. What do you mean by positive edge trigger flip-flop?

8. (a) Draw the circuit of a monostable multi-vibrator and explain its operation. Find an expression for its time period. Where does it find application in clock generation?
With a necessary circuit, explain the operation of a binary weighted resistor-type digital-to-analog (D/A) converter. Write its drawback. What do you mean by R-2R logic?

Write a short technical note on Schmitt trigger. How can it be made to oscillate?

Group C

1. Choose the correct answer for the following:

(i) One of the following is not the characteristic of an ideal op amp:
   (a) Infinite voltage gain
   (b) Zero offset voltage
   (c) Infinite bandwidth
   (d) Zero slew rate.

(ii) In a 255-bit flash type A/D converter, total number of comparators required is
   (a) 8
   (b) 7
   (c) 6
   (d) 5

(iii) Basic building block of an R-S flip-flop is
   (a) a monostable multivibrator.
   (b) a bistable multivibrator.
   (c) an astable multivibrator.
   (d) a Schmitt trigger.

(iv) The logic family, which has the maximum speed of operation, is
   (a) PL
   (b) ECL
   (c) TTL
   (d) CMOS

(v) A mod-10 counter requires following number of flip-flops for its design:
   (a) 3
   (b) 4
   (c) 5
   (d) 6

(vi) A 4-bit ripple counter can count
   (a) 4 clock pulses.
   (b) 8 clock pulses.
   (c) 16 clock pulses.
   (d) 32 clock pulses.

(vii) Berkhautsen criterion for sustain oscillation in an oscillator circuit, the loop gain is
   (a) \(|AB| = 1\)
   (b) \(|AB| = 0\)
   (c) \(AB = 1\)
(d) $AB = 0$

(viii) One of the following is a self-complementary code:

(a) 8421 code
(b) 7421 code
(c) Gray code
(d) Excess-3 code

(ix) The efficiency of class B push-pull amplifier is

(a) 25.4 %
(b) 50 %
(c) 78.5 %
(d) 91.2 %

(x) Crystal oscillators are superior to tuned LC oscillators mainly because of their

(a) smaller size.
(b) high Q value.
(c) availability.
(d) high degree of frequency stability.
W'11:6 FN:EC 406 (1481)

ELECTRONIC CIRCUITS

Time: Three hours

Maximum Marks: 100

Answer FIVE questions, taking ANY TWO from Group A, ANY TWO from Group B and ALL from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Determine the values of $R_1$ and $R_2$ in a CE amplifier with voltage divider bias, where the emitter resistance $R_e = 100 \, \Omega$, $V_{cc} = 12 \, V$, $I_B = 0.3 \, mA$, $\beta = 100$ and stability factor $S (\equiv R'_R / R_e)$. The quiescent point is set at $V_{CE} = 4.25 \, V$ for $I_C = 18 \, mA$. Give a suitable sketch with your answer to show the complete circuit.

(b) Give the h-parameter model of a transistor suitable for small analysis at low frequency with the help of a suitable sketch. Define the terms $h_{ie}$, $h_{oc}$, $h_{ie}$ and $h_{re}$ with the known signals $i_r$, $i_e$, $v_c$, and $v_{re}$. Assume CE configuration for the transistor.
2. (a) Estimate the current gain \( (A_i) \), voltage gain \( (A_v) \), voltage gain with \( R_s \) \( (A_{v'}) \), input resistance \( (R_i) \) and output resistance \( R_o \) for a common collector bipolar transistor. Why is it also called an emitter follower? Suggest some applications of an emitter follower.  

(b) Design a common source amplifier with current mirror load and estimate its transconductance \( (g_m) \) and output impedance \( (R_o) \) from its small signal equivalent.

3. (a) Name the types of amplifiers (A) topologically involved in voltage-series, voltage-shunt, current-series and current-shunt feedback configuration and justify your answer analytically.

(b) What are the advantages of −ve feedback? Define desensitivity \( (D) \) and give mathematical expression for amount of feedback \( (N) \) in decibels in terms of \( D \).

(c) Using approximate hybrid-\( \pi \) model for a single-stage CE amplifier at high frequency, find the expression for current gain \( (A_i) \) and \( f_r \) which is the frequency at which \( |A_i| = 1 \).

4. (a) Design a non-inverting summing amplifier using a single op-amp and give the analysis. Derive an expression for the input resistance of the amplifier designed as above.

(b) Define (i) phase margin, and (ii) gain margin.

5. (a) Simplify using Karnaugh map:

(i) \( F (A, B, C, D) = \Sigma (0, 1, 2, 3, 4, 8, 12) \)

(ii) \( F (A, B, C, D) = \Pi (1, 3, 4, 6, 9, 11, 12, 14) \)

(b) State the De Morgan’s theorem and prove it for two variables \( x \) and \( y \). Also, prove that \( x + \overline{xy} = 1 \).

(c) Using distributive law, simplify the following without doing multiplication:

\[ F = (A + B + C + D)(A + B + C + E)(A + B + C + F) \]

6. (a) Give the truth table of (i) full adder, and (ii) half subtractor. Give the logic realization using 2-input AND, OR and INVERTER gates.

(b) Give the logic realisation of J-K master slave clocked flip-flop using NAND and inverter gates.
7. (a) Design a CMOS-inverter and explain how it operates with the help of a suitable sketch. Justify the d.c. bias conditions in it. 5

(b) Design and explain the operation of a three-input TTL-NAND with a suitable sketch. 5 + 10

8. Write short notes on any two of the following: 10 + 10

(a) R-2R ladder DA converter
(b) 4-bit ripple counter
(c) Dynamic RAM and refresh cycle

Group C

9. (A) Choose the correct answer for the following: 8 × 2

(i) If \( \alpha (= I_c / I_E) \) is changed from 0.9 to 0.99, what will be the % change in \( \beta (= I_c / I_E) \)?
(a) 10%
(b) 100%
(c) 1000%
(d) 9.9%

(ii) While BJT is a --- controlled device, MOS is a --- controlled device.
(a) minority carrier; majority carrier
(b) current; voltage
(c) charge; electron
(d) majority carrier; minority carrier

(iii) If an amplifier has a gain \( (A) = 10000 \) in absolute terms, what would be the gain \( (A) \) in dB.
(a) 40 dB
(b) 80 dB
(c) 40 dBm
(d) 80 dBm

(iv) If power dissipation of a class AB push-pull amplifier increases by 3 dBm, by how much does it increase in absolute terms?
(a) 3 mW
(b) 1000 mW
(c) 2 mW
(d) 2000 mW

(v) Static RAM is --- than dynamic RAM which requires periodic --- for charge retention.
(a) more compact; heating
(b) simpler; cleaning
(c) slower; clocking
(d) faster; refreshing

(vi) Design of CLA would need
(a) design of code converter and counter.
(b) design of J-K and T flip-flops.
(c) design of generate and propagate terms.
(d) design of sequential circuits and combinational circuits.
(vii) How many MOS devices would be needed at the minimum to design a three-input and a two-input AND using standard CMOS-logic?
(a) 8 and 8
(b) 4 and 6
(c) 6 and 3
(d) 6 and 6

(viii) Karnaugh map uses —— code because only change is allowed between two consecutive square squares for simplification.
(a) gray ; one-bit
(b) ASCII ; two-bit
(c) hex ; one-bit
(d) octal ; one bit

(B) Select the correct option for the following:

(i) The MOS equivalent of common collector amplifier is
(a) Common drain amplifier
(b) Emitter follower amplifier
(c) Common gate amplifier
(d) Common source amplifier

(ii) For an amplifier to be stable, the poles must lie on the
(a) right half of the S-plane.
(b) on the positive X-axis.
(c) on the negative X-axis.
(d) left half of the S-plane.

(iii) What is the octal equivalent of FF16?
(a) 255
(b) 377
(c) 256
(d) 11111111

(iv) How many 2-input NAND gates at the minimum would you need to design a 2-input Ex-OR?
(a) 3
(b) 4
(c) 5
(d) 6
Answer FIVE questions, taking ANY TWO from Group A, ANY TWO from Group B and ALL from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Give the biasing techniques commonly used in biasing BJT in CE configuration. For the circuit shown in Fig. 1, calculate the d.c. value of $V_{CE}$ (take $\beta = 60$) and cut-in voltage of emitter-base diode as 0.6 V. $6 + 10$

![Circuit Diagram](image)

(Turn Over)
(b) Briefly mention the stability factors $S$, $S'$ and $S''$. Hence, show how they can be used in minimizing the variation $\Delta I_c$ of collector current.

2. (a) Enunciate various types of feedback used in electronic circuits. Show that the gain, $A_f$, of an amplifier with feedback is related to the gain $A$ without feedback by the relation, $A_f = A(1 + A\beta)$, where $\beta$ is the feedback factor. Does this equation represent a positive or negative feedback?

(b) Draw the circuit diagram of an emitter follower and explain its operation. Hence, prove that this circuit represents a case of voltage series negative feedback.

3. (a) Explain the terms ‘gain $A_v$ for different mode signal’ and ‘gain $A_c$ for common mode signal’ as applied to a differential amplifier. For a differential amplifier derive CMRR. Should it be high or low? Give reasons for your answer.

(b) A symmetrical emitter-coupled differential amplifier has $R_c = 5 \, k\Omega$, $R_e = 4 \, k\Omega$ and $R_l = 5 \, k\Omega$. Each of the two identical transistors has $h_{fe} = 50$ and $h_{re} = 1100 \, \Omega$. Calculate $A_v$ and $A_c$ for this circuit.

4. (a) Draw the circuit diagram of a class A transformer coupled power amplifier and obtain an expression for its power output in terms of maximum and minimum values of current and voltage. Hence, show that the maximum efficiency obtainable from this circuit is 50%.

(b) A class B push pull amplifier has $V_{ce} = 20 \, V$, $N_i = 2N_i$ (turns ratios) and $R_c = 8 \, \Omega$. Input to the amplifier is sinusoidal, $V_{in} = 4 \, V$. Determine the output signal power, input d.c. power, percent collector, circuit efficiency, and collector dissipation per transistor.

Group B

5. (a) Briefly explain four main number systems used in digital electronics. Hence, show the process you would follow in order to transform a decimal fraction to its binary equivalent.

(b) Transform the following:

(i) $\left(367.52\right)_8 = \left( \_\right)_2$
(ii) $\left(110101.101011\right)_2 = \left( \_\right)_8$
(iii) $\left(1011011011\right)_2 = \left( \_\right)_{16}$
(iv) $\left(4BAC\right)_{16} = \left( \_\right)_2$

6. (a) Draw the simplest possible logic diagram that implements the output $Y$ of the logic diagram shown in Fig. 2.

![Logic Diagram](Fig. 2)
(b) Reduce, using K-map, the expression
\[ \sum m (0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13) \]
and implement it in universal logic.

7. (a) What are edge-triggered flip-flops and in what respect are they different from ordinary flip flops? Draw the logic symbol of a positive and negative edge-triggered S-R flip-flops and explain their operation on the basis of their truth-table.

(b) Explain the operation of a monostable multivibrator using a NOR gate and an inverter. Realize the same circuit using NAND gates. Show also the trigger inputs and pulse output.

8. Write short notes on any two of the following:

(a) CMOS circuits

(b) Ripple and synchronous counters

(c) D/A and A/D converters.

Group C

9. Choose the correct answer for the following:

(i) The base-to-emitter voltage, \( V_{BE} \), in a transistor in forward bias decreases with increase in temperature at the following rate:

(a) 25 mV/°C

(b) 0.25 V/°C

(c) 2.5 mV/°C

(d) 0.6 mV/°C

(ii) In a JFET, transconductance, \( g_m \), is of the order of

(a) 1 ms

(b) 100 ms

(c) 1 s

(d) 100 s

(iii) If \( f_L \) and \( f_H \) are the lower and upper 3 dB frequencies, respectively of a set of cascaded amplifiers with \( f_L \) and \( f_H \), the corresponding values of individual stages, then

\[ \left( \frac{f_H}{f_L} \right) \times \frac{f_H}{f_L} \]

is equal to

(a) 0

(b) 1

(c) \( 2^{n-1} \)

(d) \( \sqrt{2^{n-1}} \)

where \( n \) is the number of stages.

(iv) FET phase shift oscillator uses

(a) voltage series feedback.

(b) voltage shunt feedback.

(c) current series feedback.

(d) current shunt feedback.

(v) The gain-bandwidth product of 741 op-amp is about

(a) 0.1 MHz

(b) 1 MHz

(c) 10 MHz

(d) 100 MHz
(vi) Which theorem gives the following identity?
\[ AB + \overline{AC} = (A + C)(A + B) \]
(a) De Morgan's
(b) Transposition
(c) Consensus
(d) None of the above.

(vii) A 16-square on a K-map eliminates how many variables?
(a) 4
(b) 8
(c) 6
(d) 3

(viii) To form a half-adder, which two gate combinations are essential?
(a) AND and OR
(b) AND and NOR
(c) AND and XOR
(d) AND and NOT

(ix) What is the other name of a Johnson counter?
(a) Ring counter
(b) Ripple counter
(c) Up-down counter
(d) Twisted-ring counter

(x) A D/A converter has 10 V full scale (maximum) output voltage and an accuracy of ± 0.2%. Then the maximum error for any output voltage is
(a) 10 mV
(b) 20 mV
(c) 50 mV
(d) 100 mV.
Electronic Circuits

Time: Three hours

Maximum Marks: 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Is the operating point of a transistor amplifier fixed? If not, what are the factors responsible for its shift? 4

(b) What is a load line? Explain its significance. 4

(c) A Ge-transistor with $\beta = 49$ has the self-biasing arrangement, with $V_{cc} = 10$ V, $R_L = 1$ kΩ, $V_{CE} = 5$ V, $I_C = 4.9$ mA; and $V_{BE} = 0.2$ V. The stability factor, $S$, is desired to be 10. Obtain the value of $R_1$, $R_2$ and $R_e$. 8

(d) Distinguish between $CE$, $CB$ and $CC$ modes of operation of a transistor. 4
2. (a) With a neat schematic, explain the operation of a class B push-pull amplifier and prove that its efficiency is 78.5%.

(b) Using h-parameter analysis, explain why gain falls at low frequency but remains constant at mid-frequency range if operation of an R-C coupled amplifier.

3. (a) Draw the equivalent circuit of an op-amp and write the characteristics of an ideal op-amp.

(b) An amplifier using an op-amp with a slew rate of 1 V/1 µs has a gain of 40 dB. If this amplifier has to faithfully amplify sinusoidal signal from d.c. to 20 kHz without introducing any slew rate induced distortion, calculate the maximum input signal voltage.

(c) Design a circuit using op-amp, which can add three input voltages of 2 V, 4 V and 6 V, and also explain how this circuit can be modified to get the output of the op-amp as an average of these three input voltages.

4. (a) Write the condition for oscillation in an oscillator circuit. How can oscillators be classified?

(b) With a neat schematic, explain the operation of a Colpitt oscillator. Mention its drawback and explain how it can be overcome in Hartley oscillator.

(c) Calculate the ripple factor of a full wave rectifier. Explain how ripples can be minimized by using L-type filter.

5. (a) Prove that \( AB + BC + CA = \bar{A}B + \bar{B}C + \bar{C}A \).

(b) Represent \((-16)_{10}\) in sign magnitude, 1s complement and 2s complement representation.

(c) Simplify the following using K-map:

\[ f(A, B, C, D) = \Sigma m(7, 8, 9) + \Sigma d(10, 11, 12, 13, 14, 15) \]

(d) What do you understand by 'minterm' and 'maxterm'? Discuss?

6. (a) Explain the following terms applicable to digital IC:

(\(i\)) Propagation delay time

(\(ii\)) Figure of merit

(\(iii\)) Noise immunity

(\(iv\)) Fan-out.

(b) Draw the circuit diagram and explain the operation of a CMOS inverter. Mention its advantages over other logic gates.

(c) Design a gray code to BCD converter, and draw its logic diagrams.

7. (a) Discuss how a JK flip-flop can be constructed using a clocked SR flip-flop. Depict a table showing the excitation requirements of JK flip-flop.

(b) Design a modulo-5 synchronous counter. Draw the state diagram of the modulo-5 counter and show the state table for the counter.
8. (a) Explain the function of a dual slope type analog-to-digital converter. Prove that the count recorded by its counter is equal to amplitude of the analog voltage.

(b) Design the circuit of an astable multivibrator using IC-555 and find out an expression for its time period \( T = 0.69 \left( R_A + 2R_B \right) C \).

(c) What are programmable logic arrays?

Group C

9. Choose the correct answer for the following: 10 \times 2

(i) Decimal 43 in hexadecimal and BCD number system is respectively

(a) B2, 01000011

(b) 2B, 01000011

(c) 2B, 00110100

(d) B2, 01000100

(ii) The minimum number of 2 line to 1 line MUX required to realize a 4 line to 1 line MUX is

(a) 1

(b) 2

(c) 3

(d) 4

(iii) The minimum number of comparators required to build an 8 bit flash ADC is

(a) 8

(b) 63

(c) 255

(d) 256

(iv) How many 32 \times 1 RAM chips are needed to provide a memory capacity of 256 K bytes?

(a) 8

(b) 32

(c) 64

(d) 128

(v) \((C012.25)_{16} - (10111001110.101)_{2}\) is

(a) \((135103.412)_{8}\)

(b) \((564411.412)_{8}\)

(c) \((564411.205)_{8}\)

(d) \((135103.205)_{8}\)

(vi) An ideal op-amp is an ideal

(a) voltage controlled current source.

(b) voltage controlled voltage source.

(c) current controlled current source.

(d) current controlled voltage source.

(vii) If the differential voltage gain and common mode voltage gain of a differential amplifier are 48 dB and 2 dB, respectively, then its common mode rejection ratio is

(a) 23 dB

(b) 25 dB

(c) 46 dB

(d) 50 dB
(viii) The effect of current shunt feedback in an amplifier is to

(a) increase the input resistance and decrease the output resistance.
(b) increase both input and output resistance.
(c) decreases both input and output resistances.
(d) decrease the input resistance and increases the output resistance.

(ix) Efficiency of a full-wave rectifier is

(a) 40.6%
(b) 121%
(c) 48%
(d) 81.2%

(x) Generally the gain of a transistor amplifier falls at high frequencies due to the

(a) internal capacitance of the device.
(b) coupling capacitor at the input.
(c) skin effect.
(d) coupling capacitor at the output.
Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Show that the value of transconductance, $g_m$, for a FET biased at $I_{DQ}$ is lower than the value of $g_m$ for a BJT biased at $I_{CQ} = I_{DQ}$.

5

(b) Explain why the quiescent collector current must be essentially independent of variations in $\beta$ to achieve bias stabilisation.

5

(c) In a four-resistor bias network $V_{ce} = 28$ V, $R_c = 6.8 \, k\Omega$, $R_e = 1.2 \, k\Omega$, $R_1 = 90 \, k\Omega$ and $R_2 = 10 \, k\Omega$. Determine the $Q$ point assuming that $I_{CQ} = 0$ and $\beta = 60$.

5
2. (a) Draw a neat sketch showing the variation of hybrid parameters $h_{ie}$, $h_{re}$, $h_{fe}$ and $h_{oe}$ with emitter current.

(b) Show that the voltage gain of a CS amplifier is given by $A_v = -\mu R_d/(r_d + R_D)$.

(c) How do coupling and bypass capacitors affect the frequency response of an amplifier stage?

(d) For the condition that

$$ (1 + \beta) R_E >> R_C + r_e $$

show that the voltage gain of a common emitter stage with emitter resistance is essentially independent of $\beta$ and approaches $-R_C/R_E$.

3. (a) Explain the meaning of frequency distortion, amplitude distortion and phase distortion with the help of suitable examples.

(b) A multistage amplifier comprises $N$ identical stages and has a cut-off frequency of $\omega_0$. Show that the upper band limit $\omega_2$ of each stage is given by

$$ \omega_2 = \frac{\omega_0}{\sqrt{2^{1/N} - 1}} $$

(c) Sketch the normalised step response of a low-pass circuit and define rise time. For an amplifier, with 1 MHz bandpass, determine the rise time.

(d) Define tilt or sag. It is desired to pass a 50Hz square wave with less than 10 percent sag. Determine the largest permissible value of the lower 3 dB frequency.

4. (a) Explain how temperature stability of an amplifier gets modified by negative feedback.

(b) Draw the circuit diagram of a Wien bridge oscillator and derive an expression for the frequency of oscillation.

(c) Using an op amp, draw the circuit diagram of non-inverting integrator and derive all expression for the output in terms of the input.

(d) Show that the maximum conversion efficiency of an idealised class B push-pull circuit is 78.5 percent.

5. (a) Find the decimal, octal and hexadecimal equivalents of the decimal number 73.

(b) Show that a positive logic OR gate is the same as a negative logic AND gate.

(c) State De Morgan's law and design a logic $Q = AB + AB^C$.

(d) Minimise the following switching function on a Karnaugh map:

$$ F = \sum (3, 7, 11, 12, 13, 14, 15) + \sum (0, 4) $$

6. (a) Write the truth table for a full subtractor.

(b) Implement a half adder using only NOR gates.

(c) Draw and explain the circuit diagram of a MOS inverter.

(d) Discuss the relative merits of TTL and CMOS.
7. (a) Derive the characteristic equation of a T flip-flop.
(b) With reference to a Schmitt trigger, define LTP and UTP.
(c) Show that the simple ring counter suffers from lockout.
(d) Explain how a decade counter can be built using four flip-flops.

8. (a) Draw and explain a block diagram of circuitry for two registers X and Y of three flip-flops each so that either Y can be transferred to X or the 1s complement of Y can be transferred to X.
(b) Describe the advantages and disadvantages of dynamic IC memories.
(c) The basic step of a 9 bit D/A converter is 10.3 mV. Determine the output for an input of 101101111, given that 000000000 represents 0 V.
(d) Draw and explain the functional diagram of successive approximation A/D converter.

(ii) For a feedback amplifier, the return ratio \( T = 49 \). If \( \Delta T = +25 \), the corresponding fractional change in the gain of the feedback amplifier is
(a) 0.0068
(b) 0.068
(c) 0.25
(d) 2.5

(iii) The output of an op amp voltage follower is a triangular wave that changes from \(-3\) V to \(+3\) V in 0.25 \(\mu\)s when the input is a square wave of frequency 2 MHz and 8 V peak-to-peak amplitude. The slew rate of the op amp is
(a) 8 V/\(\mu\)s
(b) 24 V/\(\mu\)s
(c) 7 V/\(\mu\)s
(d) 4 V/\(\mu\)s

(iv) A non-inverting amplifier with a gain of 100 is nulled at 25°C. The op amp offset voltage drift is 0.15 mV/°C. At 50°C, the output voltage of the non-inverting amplifier is
(a) 3.75 mV
(b) 7.5 mV
(c) 37.5 mV
(d) 375 mV

9. Choose the correct answer for the following: 10 \(\times\) 2
(i) The output difference of a feedback amplifier is given by
(a) \(-A\beta\)
(b) \(+A\beta\)
(c) \(1 - A\beta\)
(d) \(1 + A\beta\)
(v) The ripple factor of a half wave rectifier is

(a) 121%
(b) 100%
(c) 48.3%
(d) 25%

(vi) An example of a self-complementing code is

(a) 8421 code
(b) Gray code
(c) 7421 code
(d) Excess-3 code

(vii) The idempotent law of Boolean algebra says that

(a) \(x + 1 = 1\)
(b) \(x + x = x\)
(c) \(x + xy = x\)
(d) \(x (x + y) = x\)

(viii) In order to build a MOD 18 ripple counter, the minimum number of flip-flops needed is equal to

(a) 18
(b) 9
(c) 5
(d) 4

(ix) A PLA (programmable logic array) has 16 inputs, 8 outputs and a total of 48 partial products. This PLA is referred to as a

(a) \(16 \times 48 \times 8\) PLA
(b) \(16 \times 8 \times 48\) PLA
(c) \(8 \times 16 \times 48\) PLA
(d) \(48 \times 16 \times 8\) PLA

(x) The input binary number to a 2 bit D/A converter is 10. The output of the D/A converter ranges from 0V to 10V. The output voltage of the D/A converter is equal to

(a) 2.5 V
(b) 5 V
(c) 7.5 V
(d) 10 V
W'09 : 6 FN : EC 406 (1481)

ELECTRONIC CIRCUITS

Time : Three hours

Maximum Marks : 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) What are the two main biasing techniques commonly used in BJT circuits? Draw the related circuit diagrams and explain how the biasing is effected.
   4

   (b) How is the biasing done in the case of FET? Explain utility of the load line and the bias line in FET circuits.
   6

   (c) A CE transistor circuit has a current gain $\beta$ of 60. The collector supply voltage is 20 V. If $R_1 = 10$ K, $R_2 = 100$ $\Omega$ and a resistance of 1 $\text{M}\Omega$ is connected from $V_{cc}$ to the base, calculate the collector current (take $V_{be} = 0.6$ V).
   10
2. (a) What are multistage amplifiers and where are they used? Draw a set of n-cascaded amplifiers and show that the overall voltage gain \( A_v \) can be expressed as

\[ A_v = A_{v_1} A_{v_2} ... A_{v_n} \]

where \( A_{v_i} \)'s denote voltage gains of individual stages. Can this value of \( n \) be increased indefinitely? Give reasons for your answer.

(b) In a CE R-C coupled amplifier, the total effective shunt capacitance in the input circuit, including the Miller effect component, is 300 pF. The hybrid \( \pi \)-parameter \( r_{Kf} = 800 \Omega \). Calculate the upper 3 dB frequency. At what frequency in the high frequency range will the voltage gain be below 6 dB of the mid-band gain?

3. (a) How can you convert an amplifier into an oscillator? Explain the operation of an R-C phase-shift oscillator.

(b) Draw the circuit diagram of a Wien bridge oscillator and explain its operation. Prove that the condition of oscillation in this case requires that the feedback factor \( \beta = -1/\delta \), where \( \delta \) is a number greater than 3.

4. (a) What is a differential amplifier and how it can be realized using an op amp? Draw the circuit diagram of a symmetrical emitter coupled differential amplifier and explain its operation. Re-draw this circuit incorporating a constant current source and state its advantages.

(b) A differential amplifier has a CMRR \( \rho = 1000 \). Let the first set of inputs be \( v_1 = +100 \mu V \) and \( v_2 = -100 \mu V \); the second set of inputs are \( v_1 = 1100 \mu V \) and \( v_2 = 900 \mu V \). Calculate the percentage difference in the output voltage obtained in the two cases.

5. (a) Write a brief account of the binary, octal and hexadecimal number system. How can you convert a decimal fraction into its binary equivalent? Explain with an example.

(b) What does BCD stand for? How can you convert a BCD number to its decimal equivalent?

(c) Convert directly the following: (i) \( (3578)_b \) to \( (X)_1 \) and (ii) \( (1011.01101)_b \) to \( (X)_e \).

6. (a) What is the difference between basic logic gates and universal logic gates? Show how you can obtain an OR and an AND gate using NOR gates.

(b) Establish the following Boolean identities:

(i) \( (A + BC) = (A + B) (A + C) \).

(ii) \( A + AB = A + B \).

(c) State and prove De Morgan’s theorem. What is its utility?

7. (a) What are adder circuits and what are the functions of half-adder and full-adder? Draw the logic circuit of a full-adder along with its truth table and explain its operation.
(b) Draw the circuit of an eight bit adder-subtractor with a sub-signal and explain how the circuit can perform binary operations.

8. (a) What are flip-flops and why are they called by this name? Explain the operation of an S-R flip-flop and show why an ambiguity arises for S = R = 1.

(b) How can you convert an S-R flip-flop to a J-K flip-flop? Draw the related circuit diagram and show how the race-condition is avoided in a J-K flip-flop.

(c) What is a J-K master-slave flip-flop and what is its advantage?

Group C

9. Choose the correct answer for the following:  
   10 × 2

(i) Which biasing technique of a BJT uses one resistor?
   (a) self-bias
   (b) emitter-bias
   (c) fixed-bias
   (d) None of the above.

(ii) The stability factor, $S'$, for a transistor circuit is equal to
   (a) $R_s$
   (b) $-1/R_s$
   (c) $-R_s$
   (d) $-1/(R_s + R_e)$

(iii) Which one of the following is not an element of a hybrid-$\pi$ model of a CE transistor circuit?
   (a) $r_{se}$
   (b) $C_c$
   (c) $C_e$
   (d) $h_{be}$

(iv) Which circuit has a voltage gain $A_v = +1$?
   (a) CE
   (b) CB
   (c) CC
   (d) CE followed by CB

(v) The emitter follower circuit is a case of which type of feedback?
   (a) voltage series
   (b) current series
   (c) voltage shunt
   (d) current shunt

(vi) Maximum possible conversion efficiency of a class-B amplifier is
   (a) 25%
   (b) 50%
   (c) 75%
   (d) 78.5%
(vii) A three-input OR gate has output equal to 0 when
(a) all its inputs are high.
(b) two of its inputs are high.
(c) all are low.
(d) one is high and the other two are low.

(viii) For standard TTL, the logic 0 has a voltage level between
(a) 0 and 1 V
(b) 0 and 0.8 V
(c) 0 and 0.5 V
(d) 0 and 0.4 V

(ix) The purpose of a Schmitt trigger circuit is to generate a
(a) triangular wave
(b) saw-tooth wave
(c) sinusoidal wave
(d) square wave

(x) An astable multivibrator is also called
(a) free-running.
(b) edge-triggered.
(c) emitter-coupled.
(d) multi.
S'09 : 6 FN : EC 406 (1481)

ELECTRONIC CIRCUITS

Time : Three hours

Maximum Marks : 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Draw the circuit diagram for fixed bias considering an n-p-n transistor in the CE configuration. Derive the expressions for its stability factors. 10

(b) Distinguish between CE, CB and CC modes of operation of a transistor. 4

(c) What is the Darlington connection? Compare between an emitter follower and a Darlington pair. 3+3

(Turn Over)
2. Draw the circuit diagram of a two stage RC coupled CE transistor amplifier and explain its operation.
   Obtain an expression for the voltage gain of the RC-coupled amplifier in the mid and high frequency ranges. Write down the assumptions as may be necessary for the derivation.  

3. (a) What is negative feedback to an amplifier? Show that negative feedback can change the input and output impedances of an amplifier.  
   (b) Give the circuit diagram of a Hartley oscillator and explain its operation.  
   (c) Discuss the principle of operation of a crystal oscillator.  

4. (a) How do the characteristics of a practical op-amp differ from those of the ideal op-amp.  
   (b) Draw the gain frequency response of an op-amp operating in open loop mode and explain how it can be changed using feedback.  
   (c) With a neat circuit, explain how an op-amp can be used to add three voltages—2 V, 3 V and 4 V.  

5. (a) Convert the decimal number \((36.0625)_{10}\) to binary.  
   (b) Find the hexadecimal equivalent of the number \((41801.225)_{10}\).  

(c) Prove the following Boolean identities:  
   \((i)\) \(A + B [AC + (B + \overline{C}) D] = A + BD\)  
   \((ii)\) \(AB + AC + BC = AC + BC\)  
   \((iii)\) \((A + B)(B + C)(C + A) = AB + BC + CA\)  

6. (a) What do you understand by 'minterm' and 'maxterm'? Discuss.  
   (b) Simplify the function \(F\) by Karnaugh’s reduction technique, where \(F = ABCD + AB\overline{C}D + ABCD + \overline{AB}CD + \overline{AB}CD + \overline{A}BCD + \overline{AB}CD + \overline{ABC}D\).  
   Realize the simplified expression using NAND gates.  
   (c) Realize the following gates using only NOR gates:  
       \((i)\) Two input AND gate.  
       \((ii)\) Exclusive-OR gate.  

7. (a) Draw the circuit diagram and explain operation of a two input TTL NAND gate. What is totem-pole output and why is it provided?  
   (b) Differentiate between a latch and a flip-flop.  
   (c) Realize JK flip-flop using SR flip-flop. Give the realization diagram. Also, explain the problem of race related to these flip-flops.  

8. (a) Distinguish between multiplexer and demultiplexer, using appropriate diagrams. Discuss the principle of operation of an 8 input multiplexer.
With a neat circuit, explain the operation of a successive approximation type A/D converter. Mention some of its advantages and disadvantages.

Group C

9. Choose the correct answer for the following:

(i) Barkhausen criteria for sustained oscillation is

(a) \( A \beta = 1 \)
(b) \( A \beta = 0 \)
(c) \( A \beta = 1 \)
(d) \( A = 1 / \sqrt{\beta} \)

(ii) The maximum theoretical conversion efficiency of a class A transformer coupled amplifier is

(a) 15%  
(b) 25%  
(c) 50%  
(d) 78.5%

(iii) Efficiency of a half wave rectifier is

(a) 40.6%  
(b) 20.3%  
(c) 81.2%  
(d) 60.9%

(iv) One of the following is not the characteristic of an ideal op-amp:

(a) Infinite voltage gain  
(b) Infinite input impedance  
(c) Infinite bandwidth  
(d) Infinite offset voltage

(v) Presence of emitter bypass capacitor adversely affects the

(a) low frequency response.  
(b) medium frequency response.  
(c) high frequency response.  
(d) complete frequency range.

(vi) Which one of the following Boolean algebra rule is correct?

(a) \( A \cdot \overline{A} = 1 \)  
(b) \( A + AB = A + B \)  
(c) \( A + A \cdot B = A + B \)  
(d) \( A (A + B) = B \)

(vii) The excess-3 code is also known as

(a) weighted code  
(b) cyclic redundancy code  
(c) self-complementing code  
(d) algebraic code
(viii) Which one of the following is not a sequential circuit?

(a) flip-flop
(b) counter
(c) shift register
(d) multiplexer

(ix) Which one of the following counters has the highest speed?

(a) Asynchronous counter
(b) Synchronous counter
(c) Ripple counter
(d) Ring counter

(x) The functional difference between SR and JK flip-flops is that

(a) JK flip-flop has a feedback path.
(b) JK flip-flop does not require any external clock pulse.
(c) JK flip-flop is faster than SR flip-flop.
(d) JK flip-flop can accept both inputs.
W'08 : 6 FN : EC 406 (1481)

ELECTRONIC CIRCUITS

Time : Three hours

Maximum Marks : 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

Identify the type of feedback with reason shown in Fig. 1. Draw the amplifier circuit without feedback but taking loading effect of feedback network. Determine overall voltage gain, input impedance and output impedance by feedback method.

Fig. 1
Given: \( R_s + R_c = R_g = 1 \text{ M}\Omega, \quad s_d = 10 \text{ K}\Omega, \quad R_i = 40 \Omega, \quad g_m = 6 \text{ mA/V}, \) All FETs are identical with above \( g_m, \) s_d, \( R_c = 50 \text{ K}\Omega. \) Neglect capacitive reactances. Derive all the relations used. Calculate two output impedances \( R_{of} \) and \( R_{of'}. \) 20

2. (a) It is desired to have a low 3 dB frequency of not more than 10 Hz for an RC coupled amplifier for which \( R_c = 1 \text{ K}\Omega. \) What is minimum value of coupling capacitance required where transistors with \( b_e = 1 \text{ K}\Omega \) and \( 1/\text{hoe} = 40 \text{ K}\Omega \) are used. Also, \( R_i = R_c = 20 \text{ K}\Omega. \) Derive the relation used. 15

(b) Discuss various types of distortions in amplifiers. 5

3. Draw the circuit diagrams of

(i) Fixed bias common emitter (CE)

(ii) Collector to fixed bias CE amplifier

(iii) Self-biased CE amplifier.

Derive \( S_i, S_p, S_g \) for each case. Also, explain physically and mathematically how thermal stability is improved for collector to base biasing and self-biasing. 20

4. Write notes on the following: \( 4 \times 5 \)

(i) Push pull class B amplifier

(ii) RC phase shift oscillator

(iii) Analog computer using op amp

(iv) Small signal analysis of FET.

5. Discuss flash type A/D converter in detail. 20

6. Describe a full adder circuit. Design the circuit with NAND gates only. 20

7. (a) Implement \( Y = AB + CD \) from NAND gates only. 6

(b) Minimise by Karnaugh map the following:

\[
F = \Sigma (0, 1, 2, 3, 8, 9, 10, 11) + \Sigma (12, 13).
\]

(c) Express \( Y = A + BC \) in sum of the product and product of the sum form. 9

8. Write notes on the following: \( 4 \times 5 \)

(a) Synchronous counter with J-K master slave flip-flops.

(b) D/A converter with R-2R ladder network

(c) CMOS AND and OR gates.

(d) Astable and monostable multivibrator. 10

Group C

9. Choose the correct answer for the following: \( 10 \times 2 \)

(i) Bias stability, \( S_I, \) of fixed bias circuit is

(a) 51

(b) 1

(c) 0

(d) infinity
(ii) Overall voltage gain of emitter follower is

(a) infinity  
(b) zero  
(c) unity  
(d) None of the above

(iii) For operational amplifier,

(a) input impedance infinity and also output impedance.  
(b) input impedance infinity and zero output impedance.  
(c) both input and output impedance low.  
(d) None of the above

(iv) For ideal difference amplifier,

(a) CMRR is zero.  
(b) CMRR is 1.  
(c) CMRR is -1.  
(d) CMRR is infinite.

(v) Ripple factor of fullwave rectifier is

(a) 0  
(b) 1.21  
(c) 0.48  
(d) None of the above

(vi) Modulo 6 asynchronous counter uses

(a) four flip-flops  
(b) eight flip-flops  
(c) three flip-flops  
(d) two flip-flops

(vii) A counter does not find a place in any one of the following A/D converter:

(a) Successive approximation  
(b) Flush type  
(c) Counter type  
(d) Tracking type

(viii) The basis R-S flip-flop is

(a) a monostable multi  
(b) a bistable multi  
(c) an astable multi  
(d) a Schmitt trigger

(ix) Which one of the following is correct?

(a) $h_{fe} = \alpha$  
(b) $h_{fe} = \beta$  
(c) $h_{fe} = -\beta$  
(d) $h_{fe} = -\alpha$
(x) d’Morgan’s law is

(a) \( \overline{ABC} = \overline{A} \overline{B} \overline{C} \)

(b) \( \overline{ABC} = \overline{A} + \overline{B} + \overline{C} \)

(c) \( \overline{A + B} = \overline{A} + \overline{B} \)

(d) \( \overline{A + B + C} = \overline{A} + \overline{B} + \overline{C} \)
S'08: 6 FN: EC 406 (1481)

ELECTRONIC CIRCUITS

Time: Three hours
Maximum marks: 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Figure 1 shows a JFET being used as a common source a.c. amplifier. Given the following specifications for the JFET used:

\[ C_{ps} = 8 \text{ pF}; \quad C_{gd} = 4 \text{ pF}; \quad C_{ds} = 2 \text{ pF}; \quad r_d = 20 \text{ k}\Omega; \quad g_m = 1000 \text{ micro-mhos}; \]

\[
\begin{align*}
\begin{array}{c}
\text{20 K} \\
\text{0 1\mu F} \\
\text{0 1\mu F} \\
\text{1 M\Omega} \\
\text{1k\Omega} \\
\text{33\mu F} \\
\text{+ V_{DD}} \\
\end{array}
\end{align*}
\]

Fig. 1

Determine the total input capacitance \( (C_i) \).
(b) For the given clamping circuit and the input waveform as shown (Fig. 2), draw the output waveform.

(c) A single stage CE amplifier has a lower 3 dB cut-off of 64 Hz and an upper 3 dB cut-off of 10 kHz. What will be the new value for these frequencies for two stage amplifier consisting of a cascaded arrangement of two identical stages of the type mentioned.

2. (a) Draw the circuit of an RC phase shift oscillator using an FET. Derive an (i) expression for the frequency of oscillations, and (ii) condition for sustained oscillations.

(b) Draw the electrical equivalent circuit of a quartz crystal explaining the significance of various components of the circuit. Also, draw the neat sketches of impedance frequency, reactance vs. frequency of the quartz resonator indicating the critical frequency and their values.

3. (a) A class B transformer coupled amplifier is to supply 4 W to a 10 Ω load; \( V_{ac} = 30 \) V; the transformer efficiency is 75%. Specify the output transformer and output transistors.

(b) Draw a fixed bias circuit and a self-bias circuit, using a BJT, and mention typical component value and supply voltage for the circuit. Also, explain why bias stabilization is done in a bipolar function transistor amplifier circuit.

4. (a) Explain the operation of the circuit shown in Fig. 3:

What type of signal does it produce? Determine the frequency of the output signal. How can one change the frequency of the signal to 10 kHz?

(b) Establish the difference between the following:

(i) CE, CB and CC configurations

(ii) Voltage-series, voltage-shunt, current series and current shunt feedback

(iii) Class A, Class B and Class C with the help of suitable examples and diagrams.

S'08 : 6 FN : EC 406 (1481)  (2) (Continued)
5. (a) Simplify the following Boolean expressions to sum of product form:

(i) $\bar{XY}Z + \bar{XY}Z + XY\bar{Z} + XYZ$

(ii) $AB + \bar{A}C + AB(C + B)$

(iii) $\bar{X}Y + \bar{X} + XY$

(iv) $ABCD + \bar{ABC}D + ABCD + ABCD$

(b) Draw the logical circuits for the following using NOR gates only:

(i) $(X + Y) \cdot (\bar{X} + Y) \cdot (\bar{X} + \bar{Y})$

(ii) $(A + B) \cdot (B + C) \cdot (\bar{C} + \bar{A})$

(iii) $(\bar{X} + Y) + (\bar{Y} + Z) + (\bar{Z} + X)$

(c) Obtain a simplified form of the Boolean expression

\[ F(u, v, w, z) = \sum(0, 2, 3, 4, 7, 9, 10, 13, 14, 15) \]

using Karnaugh map. Also, draw the logical circuit for the simplified function using NAND gates.

8. Establish a comparative study between the following:

(a) RTL, DTL, TTL, ECL logic families in a tabular form on at least six parameters.

(b) RS and JK, master slave JK flip-flops.

(c) Astable, monostable and bistable multivibrators.

9. Choose the correct answer for the following:

(i) Four CB stages were cascaded together to get an overall gain of 100. Assuming that cascading is direct, could you give an idea of gain per stage?

(a) Yes, it will be 100 only.

(b) It is 25

(c) It is $(100)^{1/4}$

(d) It is indeterminate.

(ii) Conversion efficiency of a single-stage amplifier is given by

(a) \[ \frac{\text{a.c. power delivered to load}}{\text{d.c. power delivered to active device}} \]

(b) \[ \frac{\text{a.c. power at the output}}{\text{a.c. power at the input}} \]

(c) \[ \frac{\text{output voltage}}{\text{input voltage}} \]

(d) None of the above
(iii) Type of distortion in which different frequency signals are amplified by different amounts is called
(a) harmonic distortion
(b) frequency distortion
(c) intermodulation distortion
(d) None of the above

(iv) A square wave signal was applied to an amplifier with a very good low frequency response but a very poor high frequency response. The output waveform had
(a) suffered severe distortion throughout.
(b) suffered severe distortion along the vertical edges with fairly good flat region.
(c) suffered severe distortion of flat region with fairly good reproduction of vertical edges
(d) None of these.

(v) An amplifier’s power level is changed from 8 W to 16 W. The equivalent dB gain is
(a) 2 dB
(b) 6 dB
(c) 3 dB
(d) 5 dB

(vi) h-parameters of a transistor
(a) are constant.
(b) vary with temperature.
(c) are dependent upon collector current.
(d) None of the above.

(vii) Each of the following Boolean expression can be implemented using a single logic gate except following one of them:
(a) \[ z = \overline{x + y} \]
(b) \[ z = \overline{x' y} \]
(c) \[ z = x \cdot \overline{y} + y \cdot \overline{x} \]
(d) \[ z = x \cdot \overline{y} + (x + y) + (x y') + y' x \]

(viii) A counter does not find a place in one of the following A/D converter types:
(a) Successive approximation type A/D converter
(b) Tracking type A/D converter
(c) Counter type A/D converter
(d) Flash type A/D converter

(ix) A full subtractor can be constructed from two half subtractors and
(a) 2-input NAND.
(b) 2-input NOR.
(c) 2-input OR.
(d) 2-input AND.

(x) The basic RS flip-flop is
(a) a monostable multivibrator
(b) a bistable multivibrator
(c) an astable multivibrator
(d) a Schmitt trigger.
ELECTRONIC CIRCUITS

Time: Three hours
Maximum marks: 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc.) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answer may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) For a single-stage transistor amplifier operated at low frequency,
   \[ h_{re} = 1100 \, \text{\Omega}, \quad h_{fe} = 2.5 \times 10^{-4}, \quad h_{re} = 50, \]
   \[ h_{re} = 24 \, \mu\text{A}/\text{V}. \]

   (i) What is the maximum value of \( R_L \) for which \( R_i \) differs by not more than 10% of its value at \( R_L = 0 \)?

   (ii) What is the maximum value of \( R_e \) for which \( R_o \) differs by not more than 10% of its value at \( R_e = 0 \)?

5

(b) For the circuit shown in Fig. 1, find the voltage gain \( V_o / V_i \) as a function of \( R_e, b, R_e \) and \( R_L \).
Assume that \( h_{oc} = (R_e + R_L) \leq 0.1. \)

![Circuit Diagram](image)

**Fig. 1**

2. (a) For the two sets of input to a differential amplifier

   Set 1: \( v_1 = +50 \mu V, \quad v_2 = -50 \mu V \)
   
   Set 2: \( v_1 = 1050 \mu V, \quad v_2 = 950 \mu V \)

   If the CMPR is 1000, calculate the percentage difference in output voltage (with respect to set 1) of input signals.

   (b) In a push-pull amplifier system, the input (base current) to transistor \( Q_1 \) is \( i_1 = X_m \cos \omega t \) and the input to the transistor \( Q_2 \) is \( i_2 = -X_m \cos \omega t \). The collector current in each transistor may be expressed as

   \[ i_c = I_c + a_1 x + a_2 x^2 + a_3 x^3 + \ldots \]

   Find the output current of push-pull amplifier and comment.

   (c) An inverting amplifier is shown in Fig. 2:

   ![Circuit Diagram](image)

   **Fig. 2**

   Determine the possible output offset voltage due to input offset voltage \( V_{os} \) and input bias current \( I_B \).

   Also, find the value of \( R \) on needed to reduce the effect of input bias current.

3. (a) Explain the condition to prevent thermal runaway.

   Also, find the value of thermal resistance, \( \theta \), required for Ge transistors in self-bias circuit as shown in Fig. 3 in order that circuit is stable.

   ![Circuit Diagram](image)

   Assume \( V_{cc} = 30 \text{ V}, \ R_e = 2 \text{ K}, \ R_c = 4.7 \text{ K}. \) \( \) Also, assume \( I_c \) increases by 0.131 mA over a temperature range of 25°C to 75°C.

   (b) Explain the electrical model of a piezoelectrical crystal. Assume that the crystal has following parameters:

   \( L = 0.33 \text{ H}, \ C = 0.065 \text{ pF}, \ c' = 1 \text{ pF}, \ R = 5.5 \text{ K} \)

   in series arm and shunt arm, respectively.

   (i) Find the series resonant frequency; and

   (ii) By what percent does the parallel resonant frequency exceed the series resonant frequency?

4. (a) For a voltage amplifier without feedback, discuss the condition on its input and output resistance for stability. Also, show that, after incorporating negative feedback, into it, it becomes more stable.
(b) A circuit is shown in Fig. 4:

Verify that it is current series feedback amplifier.

Group B

(a) (i) Represent \((-17)_{10}\) in sign magnitude, one's complement and two's complement representation.

(ii) Convert the given binary number in octal number: 11001110001.000101111001

(iii) Obtain decimal equivalent of hexadecimal number \((3A.2F)_{16}\)

(iv) Subtract \((5C)_{16}\) from \((3F)_{16}\).

(b) Design a binary-to-grey code converter for first 16 numbers by using minimum number of gates.

(c) Design a full-adder circuit using two half adders as (i) block diagram of HA only; and (ii) circuit diagram of HA. Then in the second case, determine the propagation delay time for sum output \((S)\) and carry output \((C)\), assuming propagation delay of gates as:

EX-OR gates = 20 ns; AND gates = 40 ns. and OR gates = 10 ns.

6. (a) A circuit is shown in Fig. 5 \((V_{in} = 1 V_{pp}, \text{ sine wave})\):

OP AMP is 741 type with supply voltage \(\pm 15\text{V}\).

Determine the threshold voltages \(V_{UT}\) and \(V_{LT}\), i.e., upper and lower threshold voltages, and hysteresis voltage \(V_{HV} = 50\text{mV}\). Also, draw the output waveform. Given for IC741, the maximum output voltage swing is \(\pm 14\text{V}\).

(b) The NOR gate feeds 5 gates as shown in Fig. 6

What should be the minimum value of \(\beta\) to drive all the gates to saturation. Given:

\[V_{BE} \ (\text{sat}) = 0.8 \text{V}\]
\[V_{CE} \ (\text{sat}) = 0.2 \text{V}\.

7. (a) Design a synchronous binary up-down decade counter using JK flip-flops.
(b) Figure 7 shows the clock waveform and input waveform applied to \( D \) or \( J \) input to each of the following type of flip-flops:

(i) Positive edge triggered \( D \)-type FF (7474)

(ii) Positive level triggered \( D \)-type FF (7475)

(iii) Negative edge triggered JKFF (74112).

Sketch the outputs of the respective flip-flops.

8. (a) Explain dual slope A/D converter with a proper block diagram. Compare its relative merits and demerits with respect to that of successive approximate type.

(b) Consider a 4-bit unipolar D/A converter with \( V(1) = -1 \) V and \( V(0) = 0 \) V and \( R_p = 8 \) R (Fig. 8):

(i) Obtain the analog output voltage for each of the digital input from 0000 to 1111.

(ii) Adjust the offset voltage, as shown in Fig. 8, such that \( V_o = 0 \) V for a digital input of 1000. With this offset, obtain the analog output voltage for each of the digital inputs.

Group C

9. Choose the correct answer for the following:

(i) In a 4 stage ripple counter, propagation delay of FF is 50 ns. If the pulse width of strobe is 30 ns, find the maximum frequency at which the counter operates reliably.

(a) 12.5 MHz

(b) 50 MHz

(c) 5.88 MHz

(d) 4.35 MHz

(ii) The problem of current hogging is associated with

(a) TTL gates

(b) ECL gates

(c) RTL gates

(d) None of the above

(iii) For the circuit, the frequency \( f_o \) is

\[
\begin{align*}
&f_o \\
&\quad \downarrow 10 \text{ bit ring counter} \\
&\quad f_{sa} \downarrow \text{ MOD-20} \\
&\quad \text{ripple counter} \\
&\quad f_s \downarrow 4 \text{-bit parallel} \\
&\quad \text{counter} \\
&\quad f_o \downarrow 4 \text{-bit Johnson} \\
&\quad \text{counter}
\end{align*}
\]
(a) 16 Hz
(b) 4 Hz
(c) 2 Hz
(d) None of the above

(iv) Total number of Boolean functions that can be generated with \( n = 4 \) variable is
(a) 14437
(b) 65536
(c) 16342
(d) 25651

(v) The input to a 4-channel MUX have the following characteristics
channel 1: 50 Hz
channel 2: 200 Hz
channel 3: 75 Hz
channel 4: 90 Hz
The minimum sampling rate of MUX is
(a) 1600 Hz
(b) 200 Hz
(c) 400 Hz
(d) None of the above

(vi) In CMOS inverter made up of two transistors,
(a) both transistors are \( n \)-channel and are enhanced type.
(b) one transistor is \( n \)-channel and other is \( p \)-channel. Both are of depletion type.
(c) both transistors are \( p \)-channel and are of depletion type.
(d) None of the above.

(vii) For a number of transistor switches, which are direct-coupled,
(a) both rise time and full time increases.
(b) rise time increases and full time decreases.
(c) rise time decreases and full time increases.
(d) None of the above.

(viii) In regard to FET,
(a) in \( p \)-channel depletion mode in the active region, the control voltage is negative.
(b) in \( n \)-channel depletion mode in the active region, the control voltage is negative.
(c) NMOS in enhancement mode is cutoff for \( V_{GS} < 0 \).
(d) None of the above.

(ix) About feedback amplifier, choose the correct statement:
(a) If the feedback is termed as regenerative, then gain with feedback should have magnitude greater than gain without feedback.
(b) Transconductance amplifier with voltage shunt feedback has output quantity as voltage and input quantity as current.
(c) For current series feedback amplifier, the output resistance with feedback is less than output resistance without feedback.
(d) None of the above.
\((x)\) In connection with oscillators.

\((a)\) In every oscillator the loop gain is slightly larger than unity.

\((b)\) Oscillation will sustain, if product of transfer gain of amplifier and magnitude of feedback gain at the oscillator frequency is less than unity.

\((c)\) In Hartley oscillators, two series capacitors connected in parallel with an inductor.

\((d)\) None of the above.
ELECTRONIC CIRCUITS

Time: Three hours

Maximum marks: 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Neatly draw the fixed-bias circuit for an NPN transistor and explain its operation. 6

(b) What are the principal causes of instability of a fixed bias circuit? Discuss with suitable explanation. 6

(c) For a self biased NPN transistor with $\beta = 55$ and $V_{BE} = 0.65$, $R_1 = 90K$, $R_2 = 10K$, $R_c = 5.6K$, $R_e = 1K$. If the supply voltage = 22.5V find the Q-point. 8
2. (a) Define the four $h$-parameters for the small signal model of a bit at low frequency and give the analytical expression for each.

(b) Derive the current gain ($A_I$), amplification of voltage ($A_v$), input impedance ($Z_i$) and output admittance ($Y_o$) in terms of the $h$-parameters and load resistance $Z_L$. If the source resistance $R_s$ taken into account how will the voltage amplification factor change?

3. (a) Analyse the circuit given below using the concept of feedback, provided that $h_{ie} = 1\cdot1\, K$, $h_{re} = 50$, $h_{ce} = h_{oe} = 0$ to find out $A_v$ and $R_{in}$.

```
\begin{center}
\begin{tikzpicture}
\node (A) at (0,0) [draw, circle] {$V_{cc}$};
\node (B) at (1.5,-1.5) [draw, circle] {$V_o$};
\node (C) at (3,-3) [draw, circle] {$E$};
\node (D) at (0,-1.5) [draw, circle] {$R_s = 4\, K$};
\node (E) at (-1.5,-3) [draw, circle] {$R_j = 10\, K$};
\node (F) at (1.5,-4) [draw, circle] {$R' = 40\, K$};
\node (G) at (0,-3) [draw, circle] {$B$};
\node (H) at (1.5,-1.5) [draw, circle] {$C$};
\draw (A) -- (B);
\draw (B) -- (C);
\draw (C) -- (D);
\draw (D) -- (E);
\draw (E) -- (F);
\draw (F) -- (G);
\draw (G) -- (H);
\draw (H) -- (B);
\end{tikzpicture}
\end{center}
```

(b) Derive how the input and output resistance are changed in (i) voltage series feedback, and (ii) current shunt feedback.

4. (a) Design a non-inverting summing amplifier using a single op-amp and explain its operation.

(b) Distinguish between class A, class B, class AB and class C operation of an amplifier with suitable figures.

(c) Show that the maximum efficiency of class A amplifier cannot be more than 25%.

Group B

5. (a) Simplify the following Boolean expression to sum of minterm form using suitable theorem:

\[ (A + B + C + D) (A + B + C + E) (A + B + C + F) \]

\[ \frac{(A + B + C)}{(A + B + C)} \]

(b) Convert the following numbers:

(i) \(0.513\) \(_{10}\) to octal

(ii) \(0.6875\) \(_{10}\) to binary

6. (a) Simplify the following using K map

\[ \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14) \]

\[ \tilde{A}\tilde{B}\tilde{C} + \tilde{B}CD + \tilde{A}BCD + \tilde{A}\tilde{B}C \]

(b) Design a 4-bit carry look ahead generator and using it design a 4-bit carry look ahead adder. Give suitable figures and explain the operation.

7. (a) Design a 4-bit modulo sixteen synchronous counter using \(4 \times T\)-flip-flops and parallel carry. Explain its operation.
(b) Explain the operation of a 3-input TTL NAND gate that uses a multiemitter transistor and totem-pole structure which supports active pull-up.

8. (a) Define (i) resolution, (ii) accuracy, (iii) linearity of an A/D converter.
   (b) Explain the operation of an R-2R type D/A converter with suitable circuit diagram.
   (c) What are the advantages of an SAR type A/D converter and what are the disadvantages of it over a parallel or flash type A/D converter.

Group C

9. Write the correct answer for the following:
   (i) The symbol \( \alpha \) in terms of bjt denotes
      (a) ratio of \( I_B \) and \( I_C \)
      (b) ratio of \( V_{BE} \) and \( V_{CE} \)
      (c) ratio of \( I_E \) and \( I_C \)
      (d) ratio of \( I_C \) and \( I_E \)
   (ii) In the context of BJT, \( \alpha \) and \( \beta \) are related by
      (a) \( \beta = 1 + \alpha \)
      (b) \( \alpha = \beta / \beta + 1 \)
      (c) \( \beta = \alpha / 1 + \alpha \)
      (d) None of the above

   (iii) Negative feedback is used to
      (a) increase the gain
      (b) increase stability
      (c) design an oscillator
      (d) All of the above
   (iv) Ideal voltage op-amp has
      (a) infinite o/p resistance and gain
      (b) infinite i/p resistance and gain
      (c) negligible o/p resistance and CMRR
      (d) All of the above
   (v) The following configuration has maximum conversion efficiency
      (a) class-A amplifier
      (b) class-AB amplifier
      (c) class-B amplifier
      (d) class-C amplifier
   (vi) The fastest saturating logic is
      (a) ECL
      (b) CMOS
(c) TTL

(d) TTL

(vii) The both 1 state is forbidden for

(a) JK flip-flop

(b) D flip-flop

(c) RS flip-flop

(d) T flip-flop

(viii) The fastest A/D converter is

(a) Flash type

(b) SAR type

(c) Dual slope type

(d) None of the above

(ix) The following operation is associative

(a) NAND

(b) NOR

(c) Both NAND and NOR

(d) EX-OR

(x) Stability can be improved in an op-amp by

(a) pole zero compensation

(b) dominant pole compensation

(c) lead compensation

(d) All of the above
W'06: 6 FN: EC406 (1481)

ELECTRONIC CIRCUITS

Time: Three hours
Maximum marks: 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Briefly explain the reason for keeping the operating point of a transistor fixed.  
   (b) Draw the voltage divider bias circuit and derive an expression for stability factor.  
   (c) A transistor with $\beta = 50$, $V_{BE} = 0.7\,\text{V}$, $V_{CC} = 22.5\,\text{V}$, $R_C = 5.6\,\text{kΩ}$ is used in a biasing circuit as given below:

```
\begin{center}
\begin{tikzpicture}
  \node[series] (n1) {$V_{CE}$};
  \node[ground] (g1) [left of=n1] {$V_{CC} = 22.5\,\text{V}$};
  \node[series] (g2) [right of=n1] {$R_C = 5.6\,\text{kΩ}$};
  \node[series] (r1) [below of=n1] {$R_1$};
  \node[series] (r2) [below of=r1] {$R_2$};
  \node[series] (r3) [below of=r2] {$R_E$};
  \draw (n1) -- (g1) -- (g2) -- (r1) -- (r2) -- (r3);
  \node at (n1) {$\beta = 50$};
\end{tikzpicture}
\end{center}
```
It is designed to establish the operating point at \( (V_{CE}, I_c) \) at (12 V, 1.5 mA), and stability factor \( S \leq 3 \).

Find the values of the biasing resistor \( R_1 \) and \( R_2 \) and the emitter resistor \( R_E \).

2. (a) What are the characteristics and uses of a common base transistor amplifier?

(b) With a neat circuit diagram, explain the working of a transistor amplifier in which phase inversion of the input signal does not take place. Obtain the expression for input resistance of this amplifier.

(c) What are the advantages of a transformer coupled amplifier? Find the overall voltage gain of a two-stage transformer-coupled amplifier in terms of the turns ratio of the coupling transformer.

3. (a) What is the difference between a voltage amplifier and a power amplifier?

(b) Derive the conversion efficiency of a class B power amplifier and clearly explain the reason. Why are most of the power amplifiers used in practice designed to operate in class AB stage?

(c) A transistor rated for a maximum collector dissipation of 100 W operates a single ended class A output stage from a 10 V supply. Calculate the approximate values of (i) maximum undistorted ac power output, (ii) the quiescent current, and (iii) turns ratio of the output transformer.

Assume load resistance of 16\( \Omega \) and overall collector efficiency as 0.5.

4. (a) Explain, with neat circuit diagram, the working of a phase shift oscillator using three sections of RC network. State the expression for the frequency of oscillations and minimum gain of the amplifier for sustained oscillations.

(b) Draw the circuit of a summing operational amplifier using inverting amplifier configuration. Write an equation for the output voltage for this circuit.

(c) For the circuit shown below, find the closed loop gain, input impedance, common mode rejection ratio, and maximum operating frequency.

![Circuit Diagram]

Given: \( A_{cm} = 0.001, \quad A_{ol} = 180,000, \quad Z_m = 1 \, \Omega, \quad Z_o = 80 \, \Omega, \quad \text{slew rate} = 0.5 \, \text{V/\mu s} \).

5. (a) Write the equivalent of the following expressions:

(i) \((00011011)_{2} = (?)_{10}\)

(ii) \((356)_{8} + (275)_{8} = (?)_{8}\)

(b) Realise the following expression using logic gates:

\( Y = \overline{A + B} + \overline{C} \)

\( Y = \overline{AC} \cdot BC \)
(c) Simplify the following Boolean expression:

\[ T(x, y, z) = (x + y)(\overline{x} + \overline{y} + \overline{z}) + \overline{x} \overline{y} + \overline{x} \overline{z} \]

(d) Why is de Morgan's theorem important in the simplification of Boolean expressions? Use de Morgan's theorem to prove that a NOR gate with inverted inputs is equivalent to an AND gate.

6. (a) Simplify the following Boolean expression using minimum number of 3-input NAND gates:

\[ f(A, B, C, D) = \Sigma(1, 2, 3, 4, 7, 9, 10, 12) \]

(b) The circuit shown below is used to implement the function \( z = f(A, B) = A + B \). What should be the values of \( I \) and \( J \)?

8. (a) Discuss in detail the IC logic families—TTL, ECL and CMOS, with respect to circuit, speed, noise immunity and power dissipation.

(b) Compare the Weighted Resistor Method and R-2R Ladder for Digital to Analog conversion. Derive the output equation.

(c) What are Programmable Logic Arrays.

**Group C**

9. Choose the correct answer for the following: 10 \times 2

(i) The voltage divider biasing circuit is used in amplifiers quite often because it

\( (a) \) limits the ac signal going to the base.

\( (b) \) makes the operating point almost independent of \( \beta \).

\( (c) \) reduces the dc base current.

\( (d) \) reduces the cost of the circuit.

(ii) Which of the following statement is not correct regarding \( h \) parameters of a transistor?

\( (a) \) Values of \( h \) parameters can be obtained from transistor characteristics.

\( (b) \) Values depend on transistor configuration.

\( (c) \) Values depend on operating point.

\( (d) \) They are four in number.
(iii) The major advantage of d.c. amplifiers is that it
(a) uses less number of components.
(b) has very good temperature stability.
(c) does not use frequency sensitive components.
(d) can amplify direct current and low frequency signals.

(iv) Crystal oscillators are superior to tuned LC oscillators mainly because of their
(a) high degree of frequency stability.
(b) size of the crystal.
(c) availability of crystal.
(d) high $Q$ value.

(v) The voltage gain of an ideal voltage follower is
(a) 1
(b) $<1$
(c) 0
(d) $\infty$

(vi) The number of bits required to represent an eight digit decimal number in BCD is
(a) 8
(b) 16
(c) 24
(d) 32

(vii) The output of a AND gate is high if
(a) both inputs is low.
(b) one input is high and the other is low.
(c) both inputs are high.
(d) none of the above.

(viii) Which of the following flip-flops is used as a latch?
(a) JK flip-flop
(b) RS flip-flop
(c) D flip-flop
(d) T flip-flop

(ix) A full adder can be made of
(a) two half adders.
(b) two half adders and a NOR gate.
(c) two half adders and a OR gate.
(d) two half adders and a AND gate.

(x) To serially shift a byte of data into a shift register, there must be
(a) one clock pulse.
(b) one load pulse.
(c) eight clock pulses.
(d) one clock pulse for each one in the data.
S'06 : 6 FN : EC 406 (1481)

ELECTRONIC CIRCUITS

Time : Three hours

Maximum marks : 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing data or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) What is the need for biasing a transistor? What do you mean by operating point? 2

(b) Draw the circuit of self-bias circuit and explain how it fixes the operating point? 8

(c) Draw the circuit of common source FET amplifier and using the a.c. equivalent circuit obtain the expression for its voltage gain. 10

2. (a) With the help of suitable circuit, explain the effect of coupling and device capacitors on the frequency response of R-C coupled BJT (bipolar junction transistor) amplifier. 10

(b) An amplifier with open-loop voltage gain \( A_v = 1000 \pm 100 \) is available. It is necessary to have an amplifier whose voltage gain varies by no more than \( \pm 0.1 \) per cent. Design the circuit.
(i) Find the reverse transmission factor $\beta$ of the feedback network used in the above problem.

(ii) Find the voltage gain with feedback of the circuit designed as above.

3. (a) Draw and explain the circuit of Wein bridge oscillator and derive an expression for its frequency of oscillation.

(b) Draw a circuit of voltage series feedback amplifier and derive the expression for its input impedance.

4. (a) Draw the circuit of differential amplifier with constant current biasing arrangement. Also, draw its transfer characteristics and explain.

(b) Explain the operation of the full-wave rectifier circuit with capacitor filter with the help of relevant waveforms.

(c) Discuss about distortion in amplifiers.

Group B

5. (a) Prove that $AB + BC + CA = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\bar{A}$.

(b) Prove that NAND is a universal gate.

(c) Draw the EX–OR gate (two input) realization using only two input NOR gates.

(d) Draw the TTL NAND gate circuit and explain its operation.

6. (a) Simplify the following function using K–map and draw the logic gate realization of the corresponding circuit.

$$f(a, b, c, d) = \Sigma m(1, 5, 6, 7, 11, 12, 13, 15)$$

(b) Express the decimal number 416 in (i) excess three code, (ii) BCD code, and (iii) binary code.

(c) Draw the circuit of 3 bit ripple counter and explain its operation using timing diagram.

(d) Draw the circuit of 3 bit weighted resistor type DAC and obtain the expression for its output voltage in terms of its input.

7. (a) Write the truth table of full adder and obtain the expression for Sum and Carry.

(b) Draw the circuit of a sequential circuit and explain its operation.

(c) Obtain the excitation table for JK flip-flop from its truth table. What do you mean by race around problem?

8. (a) Explain the function of successive approximation type ADC circuit with the help of diagram.

(b) Design a synchronous counter using J-K flip-flop to count in the random sequence $0, 1, 3, 2, 5, 6, 0, 1, 3, ...$

(c) Draw the circuit of an astable multivibrator circuit and explain its operation.

Group C

9. Choose the correct answer or answer as directed: $2 \times 10$

(i) In the hybrid-II model for the transistor in CE configuration $r_{eb}$ is used to account for the

(a) increased recombination base current

(b) broad frequency reaction

(c) bias resistance

(d) ohmic base–spreading resistance
(ii) The BJT amplifier which offers highest input impedance and least voltage gain is
(a) CE 
(b) CB 
(c) CC 
(d) cascade amplifier 

(iii) Why are R-C oscillators not used at R.F. frequencies?
(a) increased gain and increased bandwidth 
(b) increased gain and reduction in bandwidth 
(c) increased input impedance decreased output impedance 
(d) decreased input impedance and increased gain 

(iv) Cascading of amplifiers results in 
(a) increased gain and increased bandwidth 
(b) increased gain and reduction in bandwidth 
(c) increased input impedance decreased output impedance 
(d) decreased input impedance and increased gain 

(v) Why is resonant circuit (parallel) used as load in class-C power amplifiers?

(vi) Minimum number of two input NAND gates required to realize the logic function \((A \bar{B} + \bar{A}B)\) is 
(a) 5 
(b) 3 
(c) 6 
(d) 4 

(vii) The capacity of a memory chip is 8192 bits. It has 2048 rows. Then the organization of the chip is 
(a) word organized 
(b) byte organized 
(c) nibble organized 
(d) bit organized 

(viii) The multivibrator circuit which possesses one stable state and one quasi-stable state is 
(a) astable 
(b) monostable 
(c) bi-stable 
(d) Schmitt trigger circuit 

(ix) The logic circuit which belongs to non-saturated logic is 
(a) ECL 
(b) TTL 
(c) CMOS 
(d) NMOS 

(x) The ILSB value of a 8 bit DAC whose full scale value is 9.96 V is 
(a) 0.389 V 
(b) 0.389 mV 
(c) 0.0389 microvolts 
(d) 0.0389 V.
W'05: 6 FN: EC 406 (1481)

ELECTRONIC CIRCUITS

Time: Three hours

Maximum marks: 100

Answer five questions, taking any two from Group A, any two from Group B and all from Group C.

All parts of a question (a, b, etc) should be answered at one place.

Answer should be brief and to-the-point and be supplemented with neat sketches. Unnecessary long answers may result in loss of marks.

Any missing data or wrong data may be assumed suitably giving proper justification.

Figures on the right-hand side margin indicate full marks.

Group A

1. (a) Discuss the need for biasing a transistor.  
    (b) Define stability factor with reference to BJT amplifier. Draw the circuit diagram of self bias circuit and derive an expression for stability factor. Design a self bias circuit for a silicon transistor having β = 50. Assume $V_{CC} = 10 \text{ V}$, $V_{CE} = 5 \text{ V}$, $I_c = 1 \text{ mA}$, $R_c = 3.3 \text{ kΩ}$ and $S = 10$.  

    4

    6 + 4
(c) Draw the hybrid π model for CE configuration at high frequencies. Explain the significance of each parameter used in the circuit. 6

2. (a) Draw the input and output characteristics of a transistor in CB configuration and explain them. 8

(b) Discuss the effect of cascading multiple stages of amplifier sections over gain and bandwidth of the overall amplifier. Derive the expressions for overall gain for n-stage cascade system. 6

(c) Draw the common drain FET amplifier and its equivalent circuit. Determine its voltage gain. 6

3. (a) Draw the circuit diagram of voltage series feedback amplifier and derive the expressions for input and output impedance. 7

(b) Explain the effect of negative feedback on bootstrapped CE amplifier. 6

(c) Describe the working of Weinbridge oscillator. Derive the expression for oscillating frequency. 7

4. (a) Draw the transfer characteristics of the basic differential amplifier. Explain its advantages and limitations. 6

(b) Draw the circuit diagram of a class A transformer coupled power amplifier and explain its operation. Derive an expression for its maximum efficiency. 7

(c) Explain the origin and magnitude of harmonic distortion in power amplifiers. Explain how even harmonics are eliminated in push-pull amplifiers. 7

5. (a) Find the minimal SOP expression for the function

\[ f(A, B, C, D) = \Sigma m (1, 2, 3, 5, 13) + \Sigma d (6, 7, 8, 9, 11, 15) \]

Implement the minimized function using NAND gates. 7

(b) Obtain the simplified product of sums expression using K-map for the function

\[ F(A, B, C, D) = \pi (0, 1, 2, 3, 4, 10, 11) \] 4

(c) (i) Realize EXOR gate using only NOR gates. 3

(ii) Find the SOP expression for

\[ y = AB + \overline{AC} + BC \] 3

(iii) State and prove de Morgan's theorems. 3

6. (a) Design a decimal to BCD converter and draw its logic diagram. 8

(b) Implement a full adder circuit with half adders and a OR gate. 4

(c) Design a BCD to seven segment decoder and implement it using logic gates. 8

7. (a) Draw the circuit diagram of a TTL NAND gate and explain its operation. Distinguish between totem pole output and open collector output. Compare TTL, ECL, MOS, CMOS logic families. 6 + 4

(b) Draw the circuit of an SR flip-flop using NAND gates and explain its operation. 5
(c) Explain the operation of astable multivibrator. 5

8. (a) Design a 4-bit binary up/down ripple counter. 6

(b) With a neat diagram, explain the operation of a bidirectional shift register. 6

(c) Draw the diagram and explain the operation of successive approximation type of A/D converter. 8

Group C

9. Choose the correct answer: 2 × 10

(i) The main function of transformer used in the output of a power amplifier is

(a) To step up the voltage

(b) To increase the voltage gain

(c) To match the load impedance with dynamic output resistance of the transistor

(d) To safeguard the transistor against over-heating

(ii) An RC phase shift oscillator will not produce any oscillation until and unless the voltage gain of its internal amplifier is

(a) unity

(b) less than unity

(c) around 3

(d) more than 29

(iii) An op-amp is

(a) a differential amplifier

(b) a high gain push-pull amplifier

(c) a direct coupled amplifier

(d) a low impedance amplifier

(iv) In an amplifier if conducts during the cycle from 0° to 90° and again from 180° to 270°, the amplifier will be termed as

(a) class A

(b) class B

(c) class C

(d) class AB

(v) Which of the following is ideally suited for choppers?

(a) JFET

(b) BJT

(c) UJT

(d) SCR

(vi) The NAND–NAND realization is equivalent to

(a) AND–NOT realization

(b) AND–OR realization

6FN: EC 406 (1481) (4)

(Continued)

6FN: EC 406 (1481) (5)

(Turn Over)
(c) OR-AND realization

(d) NOT-OR realization

(vii) The logic family which has minimum power dissipation is

(a) TTL

(b) FPL

(c) ECL

(d) CMOS

(viii) The minimum number of bits required to represent negative numbers in the range of -1 to -9 using two's complement representation is

(a) 2

(b) 3

(c) 4

(d) 5

(ix) A combinational circuit

(a) always contains memory elements

(b) never contains memory elements

(c) may sometimes contain memory elements

(d) contains only memory elements

(x) A ring counter consisting of five flip-flops will have

(a) 5 states

(b) 10 states

(c) 32 states

(d) infinite states